Design Rule Checking Engineer Jobs

1 job found

Today

EDA Tools Software Engineer

Intel Hillsboro, OR

Hillsboro, OR

Today

$96k - $182k/yr Full time Backend Developer Cad Software Data Analysis

Apply Now

Job Description

Intel is seeking an EDA Tools Software Engineer to support the PTD Litho Frame Automation Team (FRAT) within LTD (Logic Technology Development). The role focuses on process design rules, Tape-in Collaterals, and VLSI layout enablement for fundamental process development, with emphasis on verification, troubleshooting, and CAD/software support across Intel process technology nodes.

Responsibilities

Verify VLSI layout adherence to complex layout design rules, with ownership in Quality Assurance for FRAT designs across all Intel process nodes
Troubleshoot design and PDK (Process Design Kit) verification issues within complex physical design flows, using both industry-standard and Intel tools and flows
Write and update software code for cell design and testcases, including verification and package design content for distribution
Develop and support CAD design activities for the LTD Tape-in Collateral Library across ALL Intel Process Technology nodes, including CR experimental Path Finding projects
Collaborate on, direct, extract, execute, and construct designs used for process implementation, monitoring, improvement, and development ahead of other LTD efforts

Required Qualifications

Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, with 6+ months of hands-on experience demonstrated through internships, academic projects, coursework, or hands-on training; or
Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field with no prior professional experience

Hands-on experience must include coursework and background in VLSI design or CAD, programming in Python or C++, Semiconductor Device Physics or basic electrical circuit theory, and Silicon manufacturing flows.

Technologies

Python, C++
UNIX/Linux
Cadence Virtuoso
Klayout
Calibre DRV, Calibre
DRC, ICV, IC Validator

Preferred Qualifications

Familiarity with semiconductor processing/engineering or computer science from coursework, internship, or work experience
VLSI circuit mask design layout and/or verification from coursework, internship, or work experience
Basic solid-state physics, optics, and IC (Integrated Circuit) process flow from coursework, internship, or work experience
Programming skills in a high-level programming language from coursework, internship, or work experience
Familiarity with UNIX/Linux platforms from coursework, internship, or work experience
Experience with Cadence Virtuoso, Klayout, and tools such as Calibre DRV or Calibre
Knowledge of DRC, ICV, or IC Validator software tools
Experience with custom design and verification tools, debugging, and flow development
Strong communication and collaboration skills for cross-functional teamwork
Proactive mindset focused on continuous improvement and learning

Compensation and Work Model

Salary: USD 95,640 - 181,940 per yearly
Job Type: Experienced Hire
Shift: Shift 1 (United States of America)
Location: Hillsboro, OR (onsite)

Benefits

Competitive pay
Stock bonuses
Health
Retirement
Vacation

Additional Information

Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. Intel states that it does not charge any fees during the hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during the hiring process, report this immediately to your recruiter.

View full job page →

Get Design Rule Checking Engineer Jobs alerts

New Design Rule Checking Engineer Jobs, daily.