Design Verification

Design Verification Engineer Jobs

10 jobs found

2d ago

Advanced ASIC FPGA Engineer

General Dynamics Mission Systems, Inc Pittsfield, MA

Pittsfield, MA

2d ago

$129k - $143k/yr Full time Electrical Engineering Asic Circuit Design

Apply Now

Job Description

General Dynamics Mission Systems is seeking an Advanced ASIC/FPGA Design Engineer to drive digital design efforts, guiding work from VHDL-based FPGA implementations through ASIC conversions. This on-site role in Pittsfield, Massachusetts involves mentoring engineers, coordinating with packaging on FPGA-to-ASIC transitions, and contributing to major defense-focused programs. The position may require up to 10% travel and the ability to obtain a DoD security clearance within 18 months.

Responsibilities

Define, design, verify, and document ASIC and FPGA projects throughout the development lifecycle
Determine architecture and system-level simulation strategies with emphasis on VHDL-based digital design
Specify module interfaces and all aspects of device design and verification
Assess the design flow, including high level design, synthesis, place-and-route, timing, and power considerations
Develop test and simulation plans that establish functional criteria
Verify test results and analyze performance data
Review vendor capabilities, foundry technologies, device libraries, and simulation tools
Participate in improving ASIC/FPGA organizational processes
Support the generation of technical engineering artifacts using appropriate standards, processes, procedures, and tools
Analyze customer design proposals and manuals to determine feasibility of design or application
Select components and equipment based on specifications and reliability
Conduct hardware integration and testing with lab equipment such as oscilloscopes, logic analyzers, and JTAG debuggers
Collaborate with the ASIC packaging team to execute FPGA-to-ASIC conversions
Mentor engineers on FPGA-to-ASIC conversion methodologies and best practices
Contribute to the completion of major programs and projects
Support program execution with awareness of scope, schedule, and cost objectives
Plan and execute project tasks for the activities described above

Requirements

Strong proficiency in VHDL for digital design and simulation
Hands-on experience with Microsemi and/or Xilinx FPGA development
Proficiency with Vivado, Libero, Mentor, and/or Cadence EDA tools
Hardware integration experience with lab tools such as oscilloscopes, logic analyzers, and JTAG debuggers
Ability to mentor others through technical processes
Ability to obtain a DoD Security Clearance within 18 months
Bachelor's degree in Electrical or Computer Engineering, or related field, plus at least 5 years of relevant experience; or Master's degree plus at least 3 years of relevant experience

Technologies

VHDL
Microsemi FPGA
Xilinx FPGA
Vivado
Libero
Mentor
Cadence EDA
Oscilloscopes
Logic analyzers
JTAG debuggers

Location

Pittsfield, Massachusetts (onsite). Up to 10% travel may be required.

Salary

USD 128,854 - 142,947 per year

Note: This estimate represents the typical salary range for this position based on experience and other factors; actual pay may vary.

View full job page →

5d ago

FPGA Engineer (New Hire Bonus Eligible)

General Dynamics Mission Systems, Inc Bloomington, MN

Bloomington, MN

5d ago

$117k - $127k/yr Full time Electrical Engineering Asic Design

Apply Now

Job Description

The FPGA Engineer role in Bloomington, MN focuses on the development, verification, and documentation of ASIC and FPGA solutions, performed on-site with potential for a Department of Defense security clearance.

Responsibilities

Define, design, verify, and document ASIC and FPGA developments.
Determine architecture, system-level simulation approach, and detailed design strategy.
Define module interfaces and all aspects of device design and simulation.
Assess design workflows including high level design, synthesis, place and route, timing, and power utilization.
Create test and simulation plans that establish functional criteria and verify results.
Analyze test outcomes to evaluate performance and identify issues.
May review vendor capabilities, foundry technologies, device libraries, and simulation tools.

Requirements

Bachelor's degree in Electrical or Computer Engineering, or a related Science, Technology, Engineering, or Mathematics field; or a Master's degree in Electrical or Computer Engineering, or related STEM field.
2+ years of job-related experience, or a Master's degree with 6 months of related experience.
Ability to obtain a Department of Defense Secret security clearance at time of hire (DoD Secret). U.S. citizenship is required; applicants will undergo a U.S. Government security investigation to determine eligibility for access to classified information.

Technologies

Microchip Polarfire FPGAs
Universal Verification Methodology (UVM)
SystemVerilog
Microsoft Office applications

Workplace Options

This position is 100 percent on-site at the Bloomington, MN facility.

Salary Note

The posted range reflects typical compensation for this role based on experience and geographic location; actual pay may vary. Combined salary range: USD 117,276.00 to 126,734.00 per year.

Company Overview

General Dynamics Mission Systems engineers a diverse portfolio of high-technology solutions, products, and services to support mission success across domains. The organization operates with a global team of more than 12,000 professionals and emphasizes trust, honesty, alignment, and transparency. The company offers competitive benefits and focuses on innovation within defense and scientific sectors.

Knowledge, Skills and Abilities

Strong proficiency in ASIC/FPGA concepts, principles, and design theories.
Solid understanding of ASIC/FPGA engineering processes and verification methodologies.
Ability to learn new technologies quickly and apply them to complex assignments.
Demonstrated initiative, independent judgment, and the ability to manage projects with minimal direction.
Expertise in using ASIC/FPGA design tools and in communicating technical information clearly in both written and spoken form.
Knowledge of Microsoft Office applications and earned value management concepts such as CAM and Variance Report generation.
Experience with Polarfire FPGA development and with UVM-based FPGA verification, along with SystemVerilog development.

View full job page →

8d ago

FPGA Engineer (New Hire Sign-On Bonus Eligible)

General Dynamics Mission Systems, Inc Bloomington, MN

Bloomington, MN

8d ago

$129k - $136k/yr Full time Design Design Engineering Design Verification

Apply Now

Job Description

Responsibilities

Define, design, verify, and document FPGA developments for embedded systems.
Work with Ethernet frame structures and network protocols.
Determine architecture, perform system simulation, and craft detailed design approaches.
Define module interfaces and all aspects of device design and simulation.
Evaluate the process flow including high level design, synthesis, place and route, timing, and power utilization.
Create test and simulation plans that establish functional criteria.
Verify test results and analyze performance.
Review vendor capabilities, foundry technologies, device libraries, and simulation tools as needed.
Contribute to the improvement of FPGA organizational processes.
Support the generation of technical engineering products by applying appropriate standards, processes, procedures, and tools throughout the FPGA development life cycle.
Contribute to the research and analysis of data such as customer design proposal specifications and manuals to determine feasibility of design or application.
Select components and equipment based on specifications and reliability.
Provide leadership or direction to lower level employees when appropriate.
Independently determine approaches to solutions.
Contribute to the completion of major programs and projects.
Plan and execute project tasks associated with the above activities.
New hires eligible for sign-on bonus.

Requirements

Minimum of 3 years of FPGA engineering experience.
Master's degree in Electrical or Computer Engineering, or a related Science, Engineering, Technology or Mathematics field.
Proficient in FPGA engineering concepts, principles, and theories.
Proficient in the principles and techniques of FPGA design.
Proficient understanding of FPGA processes.
Proficient in Microsoft Office applications.
Proficient in System Verilog.
Proficient in Vivado.
Proficient in QuestaSim or ModelSim.
Proficient working in a Linux environment.
Proficient in Git.
Preferred experience with Microchip PolarFire FPGAs.
Preferred experience utilizing UVM (Universal Verification Methodology) for FPGA verification.
Preferred Xilinx Versal experience.
Proficient knowledge of other related disciplines.
Keeps abreast of technology trends.
Proficient awareness of business objectives and the engineering role in achieving them.
Proficient written and verbal communication skills.
Ability to think creatively and multi-task effectively.
Strong ability to communicate issues, impacts, and corrective actions.
Proficient at recognizing and clearly reporting information relevant to sound FPGA design.
Proficient at developing and presenting concepts and ideas.
Regular contact with senior levels of internal work groups.
Works under limited direction.
Contacts with project leaders and other professionals within the Engineering department and with project teams across the company; some external customer contact.
Identifies opportunities to apply AI for continuous improvement and innovation.

Technologies

Microsoft Office
System Verilog
Vivado
QuestaSim
ModelSim
Linux
Git
Microchip Polarfire FPGAs
UVM (Universal Verification Methodology)
Xilinx Versal

Clearance Requirements

Ability to obtain a Department of Defense Secret security clearance is required at time of hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. U.S. citizenship is required.

Salary

USD 128,924 - 136,000 per yearly

Salary Note

This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. Combined Salary Range: USD $128,924.00 - USD $136,000.00 /Yr.

Company Overview

General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions, products and services that enable customers to successfully execute missions across all domains of operation. With a global team of 12,000+ top professionals, we partner with the best in industry to expand the bounds of innovation in the defense and scientific arenas. Given the nature of our work and who we are, we value trust, honesty, alignment and transparency.

View full job page →

24d ago

Requirements V&V Engineer

Peraton Herndon, VA

Herndon, VA

24d ago

$135k - $216k/yr Full time Design Verification Engineering MBSE

Apply Now

Job Description

What you get at Peraton

Join a mission-driven team in Herndon, Virginia as a senior Requirements Verification and Validation Engineer on the BNATCS program. You’ll contribute to a robust, multi-disciplinary environment that values thorough verification, deep collaboration, and clear guidance for leadership. Peraton provides a comprehensive benefits package including medical, dental, and vision coverage; life insurance; a health savings account; short and long term disability; an Employee Assistance Program; parental leave; a 401(k); paid time off and company paid holidays.

Role at a glance

Senior V&V Engineer responsible for planning, executing, and overseeing verification and validation activities across hardware, software, and vendor components to demonstrate requirements compliance in a system-of-systems context. This onsite position is based in Herndon, VA.

Responsibilities

Contribute to developing and maintaining the V&V Plan, standards, procedures, and templates; define methods (test, analysis, inspection, demonstration), set success criteria, and map verification events across internal teams, subcontractors, and vendors
Define verification methods and acceptable evidence criteria for requirements in the integrated baseline and assess verifiability before planning begins
Establish a multi-tier verification approach spanning component, integration, and system levels, including procedures, negative testing, boundary conditions, and fault injection
Perform requirements-based verification coverage analysis to identify gaps and residual risk; formally close verification evidence against requirements and document closure rationale in the VCRM
Support integration verification events such as integration tests, system tests, regression tests, and formal qualification; ensure procedures are sound and evidence meets compliance standards
Plan and support validation activities that demonstrate the integrated system meets mission and operational needs; develop validation scenarios including mission threads and stress cases
Assess residual risk after verification closure, identifying requirements with marginal evidence or insufficient coverage
Review vendor and subcontractor V&V artifacts for sufficiency, credibility, and compliance; maintain the VCRM linking every requirement to its method, event, responsible party, and closure status
Generate V&V metrics and reports on progress, closure rates, open actions, residual risk, and validation readiness for program leadership and government stakeholders
Collaborate with the Requirements Traceability & Integration Engineer and broader program team to ensure full verifiability and traceability of the requirements baseline across enterprise artifacts
Interface with internal stakeholders and external government customers to communicate V&V status and alignment on open verification issues
Contribute to the digital twin initiative by defining V&V approaches for model-based and simulation-based verification and ensuring model-generated evidence is traceable in the VCRM
Participate in architecture and design reviews to assess verification feasibility and evidence sufficiency, then translate results and residual risk into guidance for leadership and mentoring for junior V&V staff

Requirements

US Citizenship
Public Trust Clearance — Ability to Obtain and Maintain
15+ years of experience in verification and validation, systems engineering, or quality assurance within large-scale programs
Bachelor's degree in Systems Engineering, Computer Science, Aerospace Engineering, Electrical Engineering, or a related field (or 4 additional years of relevant experience in lieu of degree)
Demonstrated V&V expertise within a systems integrator environment, with judgment to assess evidence sufficiency and define verification standards across multi-vendor, multi-technology solutions
Deep expertise in V&V methodology, including planning, method selection, acceptable evidence, success criteria, and compliance for complex system-of-systems environments
Strong understanding of the full systems engineering lifecycle and the V&V artifacts required at formal review milestones (SRR, SDR, PDR, CDR, TRR, FCA/PCA)
Proven experience building and maintaining VCRMs and conducting requirements-based coverage analysis across organizational and vendor boundaries
Proficient with requirements management tools such as IBM DOORS, DOORS Next, Jama Connect (familiarity with Jama Connect is particularly relevant)
Hands-on experience evaluating vendor and subcontractor verification evidence and planning validation activities that demonstrate operational readiness
Experience supporting federal or DoD programs with multi-contractor V&V coordination in mission-critical or safety-critical contexts
Working knowledge of federal frameworks (NIST, FedRAMP, RMF) and their verification implications
Familiarity with model-based and simulation-based verification concepts and how digital twins can provide credible evidence traceable to requirements
Familiarity with ITSM and configuration management workflows; ITIL certification is a plus
Proven ability to collaborate across systems engineering, software development, test, cybersecurity, and operations teams

Technologies

IBM DOORS
DOORS Next
Jama Connect
SysML
UAF
VCRM

Details

Target Salary Range: USD 135,000 - 216,000 per year
Location: Herndon, VA onsite
Education: Bachelor’s degree (or 4 additional years of relevant experience in lieu of degree)
Experience: 15+ years
Security: US Citizenship required; Public Trust Clearance — Ability to Obtain and Maintain
Application timeline: approximately 30 days from posting; process may vary
Interviews: may include on-camera interview and identity verification
EEO: Equal opportunity employer

View full job page →

1mo ago

Hardware Test Engineer

Space Information Laboratories Santa Maria, CA

Santa Maria, CA

1mo ago

$43 - $80/hr Full time Electrical Engineering Design Verification Engineering

Apply Now

Job Description

The Hardware Test Engineer will design, develop, and execute environmental and electrical tests on spacecraft hardware for Space Information Laboratories, based in Santa Maria, California. This role emphasizes maintaining test plans, creating test procedures, and leading failure analysis and improvements to meet customer requirements and unit capability.

Responsibilities

Support all of the organization’s product testing needs, including thermal cycling and humidity, thermal vacuum, random vibration, shock, and electromagnetic interference testing
Develop, author, and maintain comprehensive test plans and procedures for all levels of product assembly to verify customer requirements and unit capability
Create and update work instructions and travelers, re-work instructions, and assembly processes as needed
Compile data and identify changes required in testing equipment, testing procedures, manufacturing processes, or new testing requirements
Maintain required test engineering logs such as observation logs and records
Define test equipment needs and assist in the installation of new test equipment
Troubleshoot failed units from a system-wide level down to individual components, collaborate with engineering support to determine root cause and potential design changes, and report findings to quality assurance
Document and write reports for environmental testing, storage batteries, and nonconformance issues
Prepare test reports for management
Develop and design automated test equipment
Lead failure analysis efforts including documentation, technical analysis, instruction, and customer interaction
Ensure on time and accurate execution of tests
Identify root cause and possible design change requirements for failed units, and report findings to quality assurance
Ensure all tests and procedures comply with company and industry standards
Provide oversight of junior team members
Other duties as assigned

Requirements

Knowledge of requirements management, system design, and systems integration
Proficiency with VB.NET, LabVIEW, Visual Basic and MATLAB
Ability to write software in C and C++
Strong verbal and written communication skills to convey all aspects of testing
Experience with diverse testing equipment, standards, and methodologies, including manual and automated testing
High proficiency with the Microsoft Office Suite (Outlook, Word, Excel, PowerPoint, Visio, SharePoint, etc.)

Education

Bachelor’s degree in an engineering discipline

Experience

Environmental testing experience of 2 years or more (required)

Technologies

VB.NET
LabVIEW
Visual Basic
MATLAB
C
C++
Microsoft Office Suite
Microsoft NAV
Deltek
SAP
Unix

Benefits

401(k)
401(k) matching
Dental insurance
Employee assistance program
Health insurance
Life insurance
On-the-job training
Paid time off
Professional development assistance
Relocation assistance
Tuition reimbursement
Vision insurance

ITAR Requirements

To conform to U.S. Government space technology export regulations, applicant must be a U.S. citizen, a lawful permanent resident of the U.S., a protected individual as defined by ITAR (22 CFR 120.15), or eligible to obtain the required authorizations from the U.S. Department of State.

Other Requirements

Must be willing to travel to external test labs for quality testing as needed
Must be eligible to obtain a security clearance
Must pass a pre-employment drug screening and background check

Pay

$43.00 to $80.00 per hour

Application Question(s)

Application question: Are you eligible for security clearance in the US?

Work Location

In person

View full job page →

1mo ago

Senior FPGA Engineer

Legion Technical Solutions LLC Tucson, AZ

Tucson, AZ

1mo ago Closed

$150k - $160k/yr Full time Electrical Engineering Senior Circuit Design

This position is no longer accepting applications (closed Jul 17, 2026).

Job Description

Senior FPGA Engineer will design and verify FPGA solutions across major vendors using VHDL, including gigabit serial interfaces, RF and EO DSP, and embedded processing, while collaborating with circuit card designers and systems engineers from requirements through integration and test. This onsite role is based in Tucson, AZ, with a salary range of USD 150,000 - 160,000 per year.

Responsibilities

Develop and verify FPGA designs for multiple device families across Xilinx, Altera, and Microsemi platforms.
Implement solutions in VHDL for applications such as gigabit serial interfaces, RF and EO DSP, controls, data links, embedded processing, and processor interfaces.
Partner with circuit card designers and systems engineers to capture requirements, architect new components, model algorithms, write code, simulate, and perform place and route.
Provide end-to-end design verification and support from requirements definition through integration and test.

Requirements

Minimum five years of experience, including at least one area from the following: digital design and VHDL coding; Xilinx or Microsemi devices and tool flows.
Experience delivering FPGA solutions for system level applications.
Hands-on experience with integration and debugging.
Desired FPGA design experience in radar processing techniques; image processing for visual and infrared sensors; embedded systems design using ARM, MicroBlaze, or Nios processors; gigabit serial interfaces and multi-gigabit transceivers (MGTs); and constrained random verification in UVM using SystemVerilog verification on emulation platforms such as Veloce.

Technologies

VHDL
SystemVerilog
UVM
Veloce
ARM
MicroBlaze
Nios
Xilinx
Altera
Microsemi

Benefits

401(k)
Dental insurance
Health insurance
Paid time off
Vision insurance

Qualifications You Must Have

At least five years of experience with digital design and VHDL coding, including work with Xilinx or Microsemi devices and associated tool flows.
Proven ability to deliver FPGA solutions at the system level.
Hands-on experience with integration and debugging.
Preferred FPGA design experience in radar processing; image processing for visual or infrared sensors; embedded systems design using ARM, MicroBlaze, or Nios processors; gigabit serial interfaces and multi-gigabit transceivers; and constrained random verification in UVM using SystemVerilog, including use of emulation platforms such as Veloce.

View full job page →

1mo ago

Test Engineer II – Medical Device

Grove Technical Resources Minneapolis, MN

Minneapolis, MN

1mo ago Closed

$35 - $45/hr Contract Design Verification Engineering Medical Devices

This position is no longer accepting applications (closed Jul 15, 2026).

Job Description

Grove Technical Resources is seeking a Test Engineer II – Medical Device for a 12-month W2 contract based in Minneapolis, onsite. The role centers on design verification activities, including test method development, validation, and execution, with reporting that spans mechanical and electromechanical product development and cross-functional collaboration.

Overview

This position is a 12-month W2 contract located in Minneapolis, with on-site work. You will contribute to the design verification lifecycle for mechanical and electromechanical medical devices, from test method creation through validation and reporting, while coordinating with multiple engineering disciplines to ensure alignment with product requirements, specifications, timelines, and budget constraints. The role supports projects from research and development to manufacturing, including implantable neurostimulators, external neurostimulators, and patient therapy remotes.

Responsibilities

Develop test methods for verification activities
Validate test methods to ensure accuracy and reliability
Execute verification test plans and protocols
Lead technicians during test method execution
Draft design verification protocols
Analyze test data and generate design verification reports
Plan, design, develop, and verify mechanical and electromechanical systems
Support projects through all stages from R&D to manufacturing, meeting product requirements, specs, timelines, and budget constraints
Propose and implement options to enhance safety, performance, efficiency, and cost-effectiveness of systems, processes, and facilities
Collaborate with cross-functional teams, including electrical and systems engineers, to deliver integrated solutions
Analyze engineering problems and provide innovative, actionable solutions
Oversee prototyping and testing to characterize, refine, and verify designs; conduct design characterization and verification, including related protocols, analysis, and reports; may involve test equipment qualification and method validation